Skip to content

Actions: chipsalliance/Surelog

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
623 workflow runs
623 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Elaboration: a parameter default that references a complex-valued ove… non_vendored #329: Commit 568d33d pushed by alaindargelas
3m 15s master
master
3m 15s
Elaboration: a parameter default that references a complex-valued ove… main #6248: Commit 568d33d pushed by alaindargelas
Queued master
master
Queued
Elaboration: a parameter default that references a complex-valued ove… yosys-systemverilog-plugin #2324: Commit 568d33d pushed by alaindargelas
26s master
master
26s
Elaboration: a parameter default that references a complex-valued override main #6247: Pull request #4180 opened by alaindargelas
Queued alaindargelas:param_default_refs_complex_override
alaindargelas:param_default_refs_complex_override
Queued
Elaboration: a parameter default that references a complex-valued override yosys-systemverilog-plugin #2323: Pull request #4180 opened by alaindargelas
27s alaindargelas:param_default_refs_complex_override
alaindargelas:param_default_refs_complex_override
27s
Preprocessor: three fixes found on chipsalliance/caliptra-rtl (#4179) yosys-systemverilog-plugin #2322: Commit 30fbc87 pushed by alaindargelas
39s master
master
39s
Preprocessor: three fixes found on chipsalliance/caliptra-rtl (#4179) non_vendored #328: Commit 30fbc87 pushed by alaindargelas
3m 9s master
master
3m 9s
Preprocessor: three fixes found on chipsalliance/caliptra-rtl (#4179) main #6246: Commit 30fbc87 pushed by alaindargelas
12h 11m 6s master
master
12h 11m 6s
Preprocessor: three fixes found on chipsalliance/caliptra-rtl yosys-systemverilog-plugin #2321: Pull request #4179 opened by alaindargelas
27s alaindargelas:caliptra_pp_fixes
alaindargelas:caliptra_pp_fixes
27s
Preprocessor: three fixes found on chipsalliance/caliptra-rtl main #6245: Pull request #4179 opened by alaindargelas
Queued alaindargelas:caliptra_pp_fixes
alaindargelas:caliptra_pp_fixes
Queued
Merge pull request #4178 from alaindargelas/bump_uhdm_func_call_formals non_vendored #327: Commit b589504 pushed by alaindargelas
4m 48s master
master
4m 48s
Merge pull request #4178 from alaindargelas/bump_uhdm_func_call_formals main #6244: Commit b589504 pushed by alaindargelas
12h 0m 46s master
master
12h 0m 46s
Merge pull request #4178 from alaindargelas/bump_uhdm_func_call_formals yosys-systemverilog-plugin #2320: Commit b589504 pushed by alaindargelas
31s master
master
31s
Bump UHDM: keep a func_call whose result still names the function's formals yosys-systemverilog-plugin #2319: Pull request #4178 opened by alaindargelas
27s alaindargelas:bump_uhdm_func_call_formals
alaindargelas:bump_uhdm_func_call_formals
27s
Bump UHDM: keep a func_call whose result still names the function's formals main #6243: Pull request #4178 opened by alaindargelas
1d 0h 0m 3s alaindargelas:bump_uhdm_func_call_formals
alaindargelas:bump_uhdm_func_call_formals
1d 0h 0m 3s
Merge pull request #4177 from alaindargelas/bits_selected_primary_no_… non_vendored #326: Commit 4d8bf1f pushed by alaindargelas
4m 3s master
master
4m 3s
Merge pull request #4177 from alaindargelas/bits_selected_primary_no_… main #6242: Commit 4d8bf1f pushed by alaindargelas
7h 31m 33s master
master
7h 31m 33s
Merge pull request #4177 from alaindargelas/bits_selected_primary_no_… yosys-systemverilog-plugin #2318: Commit 4d8bf1f pushed by alaindargelas
30s master
master
30s
$bits(arr[k].member): no spurious unresolved-hierarchical-reference error yosys-systemverilog-plugin #2317: Pull request #4177 opened by alaindargelas
40s alaindargelas:bits_selected_primary_no_uh0725
alaindargelas:bits_selected_primary_no_uh0725
40s
$bits(arr[k].member): no spurious unresolved-hierarchical-reference error main #6241: Pull request #4177 opened by alaindargelas
1d 0h 0m 3s alaindargelas:bits_selected_primary_no_uh0725
alaindargelas:bits_selected_primary_no_uh0725
1d 0h 0m 3s
Merge pull request #4176 from alaindargelas/cast_struct_pattern_param non_vendored #325: Commit 7df773f pushed by alaindargelas
3m 40s master
master
3m 40s
Merge pull request #4176 from alaindargelas/cast_struct_pattern_param main #6240: Commit 7df773f pushed by alaindargelas
4h 45m 7s master
master
4h 45m 7s
Merge pull request #4176 from alaindargelas/cast_struct_pattern_param yosys-systemverilog-plugin #2316: Commit 7df773f pushed by alaindargelas
29s master
master
29s
Bump UHDM: fold casts of struct assignment patterns and parameter-width size casts yosys-systemverilog-plugin #2315: Pull request #4176 opened by alaindargelas
30s alaindargelas:cast_struct_pattern_param
alaindargelas:cast_struct_pattern_param
30s
Bump UHDM: fold casts of struct assignment patterns and parameter-width size casts main #6239: Pull request #4176 opened by alaindargelas
1d 0h 0m 2s alaindargelas:cast_struct_pattern_param
alaindargelas:cast_struct_pattern_param
1d 0h 0m 2s