Skip to content

Commit dbbb905

Browse files
2025.1.1 Opal Kelly: Add SZG-HUB1450-AU10P-10G Board File
1 parent c981623 commit dbbb905

6 files changed

Lines changed: 714 additions & 0 deletions

File tree

998 KB
Loading

boards/OpalKelly/SZG-HUB1450-AU10P-10G/1.0/board.xml

Lines changed: 366 additions & 0 deletions
Large diffs are not rendered by default.
Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
######### SZG-HUB1450-AU10P-10G Change log ##############
2+
3+
1.0
4+
Initial creation
Lines changed: 161 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,161 @@
1+
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
2+
<part_info part_name="xcau10p-ffvb676-1-e">
3+
<pins>
4+
<pin index="0" name="c0_ddr4_act_n" loc="J20" />
5+
<pin index="1" name="c0_ddr4_adr0" loc="L20" />
6+
<pin index="2" name="c0_ddr4_adr1" loc="M25" />
7+
<pin index="3" name="c0_ddr4_adr2" loc="M21" />
8+
<pin index="4" name="c0_ddr4_adr3" loc="M24" />
9+
<pin index="5" name="c0_ddr4_adr4" loc="K20" />
10+
<pin index="6" name="c0_ddr4_adr5" loc="L22" />
11+
<pin index="7" name="c0_ddr4_adr6" loc="L19" />
12+
<pin index="8" name="c0_ddr4_adr7" loc="K26" />
13+
<pin index="9" name="c0_ddr4_adr8" loc="M19" />
14+
<pin index="10" name="c0_ddr4_adr9" loc="M26" />
15+
<pin index="11" name="c0_ddr4_adr10" loc="E26" />
16+
<pin index="12" name="c0_ddr4_adr11" loc="M20" />
17+
<pin index="13" name="c0_ddr4_adr12" loc="L24" />
18+
<pin index="14" name="c0_ddr4_adr13" loc="K25" />
19+
<pin index="15" name="c0_ddr4_adr14" loc="G22" />
20+
<pin index="16" name="c0_ddr4_adr15" loc="L25" />
21+
<pin index="17" name="c0_ddr4_adr16" loc="J21" />
22+
<pin index="18" name="c0_ddr4_ba0" loc="L18" />
23+
<pin index="19" name="c0_ddr4_ba1" loc="L23" />
24+
<pin index="20" name="c0_ddr4_bg0" loc="K18" />
25+
<pin index="21" name="c0_ddr4_ck0_t" loc="J23" />
26+
<pin index="22" name="c0_ddr4_ck0_c" loc="J24" />
27+
<pin index="23" name="c0_ddr4_cke0" loc="J19" />
28+
<pin index="24" name="c0_ddr4_cs0_n" loc="K21" />
29+
<pin index="25" name="c0_ddr4_dm_dbi_n0" loc="G24" />
30+
<pin index="26" name="c0_ddr4_dm_dbi_n1" loc="E25" />
31+
<pin index="27" name="c0_ddr4_dq0" loc="H23" />
32+
<pin index="28" name="c0_ddr4_dq1" loc="H22" />
33+
<pin index="29" name="c0_ddr4_dq2" loc="J26" />
34+
<pin index="30" name="c0_ddr4_dq3" loc="H24" />
35+
<pin index="31" name="c0_ddr4_dq4" loc="G26" />
36+
<pin index="32" name="c0_ddr4_dq5" loc="J25" />
37+
<pin index="33" name="c0_ddr4_dq6" loc="H21" />
38+
<pin index="34" name="c0_ddr4_dq7" loc="H26" />
39+
<pin index="35" name="c0_ddr4_dq8" loc="D26" />
40+
<pin index="36" name="c0_ddr4_dq9" loc="F23" />
41+
<pin index="37" name="c0_ddr4_dq10" loc="D25" />
42+
<pin index="38" name="c0_ddr4_dq11" loc="C26" />
43+
<pin index="39" name="c0_ddr4_dq12" loc="B25" />
44+
<pin index="40" name="c0_ddr4_dq13" loc="E23" />
45+
<pin index="41" name="c0_ddr4_dq14" loc="B26" />
46+
<pin index="42" name="c0_ddr4_dq15" loc="D24" />
47+
<pin index="43" name="c0_ddr4_dqs0_c" loc="F25" />
48+
<pin index="44" name="c0_ddr4_dqs0_t" loc="F24" />
49+
<pin index="45" name="c0_ddr4_dqs1_c" loc="C24" />
50+
<pin index="46" name="c0_ddr4_dqs1_t" loc="D23" />
51+
<pin index="47" name="c0_ddr4_odt0" loc="F22" />
52+
<pin index="48" name="c0_ddr4_reset_n" loc="G25" />
53+
<pin index="49" name="led_red_1" loc="D13" />
54+
<pin index="50" name="led_red_2" loc="E13" />
55+
<pin index="51" name="led_red_3" loc="F14" />
56+
<pin index="52" name="led_red_4" loc="G12" />
57+
<pin index="53" name="led_green_1" loc="E12" />
58+
<pin index="54" name="led_green_2" loc="D14" />
59+
<pin index="55" name="led_green_3" loc="F13" />
60+
<pin index="56" name="led_green_4" loc="F12" />
61+
<pin index="57" name="fixed_fabric_156_25mhz_clk_p" iostandard="LVDS" diff_term="FALSE" loc="K22" />
62+
<pin index="58" name="fixed_fabric_156_25mhz_clk_n" iostandard="LVDS" diff_term="FALSE" loc="K23" />
63+
<pin index="59" name="szg_porta_s0_d0p" loc="AE25" />
64+
<pin index="60" name="szg_porta_s1_d1p" loc="AD24" />
65+
<pin index="61" name="szg_porta_s2_d0n" loc="AE26" />
66+
<pin index="62" name="szg_porta_s3_d1n" loc="AD25" />
67+
<pin index="63" name="szg_porta_s4_d2p" loc="AB25" />
68+
<pin index="64" name="szg_porta_s5_d3p" loc="AA22" />
69+
<pin index="65" name="szg_porta_s6_d2n" loc="AB26" />
70+
<pin index="66" name="szg_porta_s7_d3n" loc="AB22" />
71+
<pin index="67" name="szg_porta_s8_d4p" loc="AF24" />
72+
<pin index="68" name="szg_porta_s9_d5p" loc="AB24" />
73+
<pin index="69" name="szg_porta_s10_d4n" loc="AF25" />
74+
<pin index="70" name="szg_porta_s11_d5n" loc="AC24" />
75+
<pin index="71" name="szg_porta_s12_d6p" loc="AC26" />
76+
<pin index="72" name="szg_porta_s13_d7p" loc="AD21" />
77+
<pin index="73" name="szg_porta_s14_d6n" loc="AD26" />
78+
<pin index="74" name="szg_porta_s15_d7n" loc="AE21" />
79+
<pin index="75" name="szg_porta_s16" loc="AC16" />
80+
<pin index="76" name="szg_porta_s17" loc="AD18" />
81+
<pin index="77" name="szg_porta_s18" loc="AC18" />
82+
<pin index="78" name="szg_porta_s19" loc="AE18" />
83+
<pin index="79" name="szg_porta_s20" loc="AD19" />
84+
<pin index="80" name="szg_porta_s21" loc="AF20" />
85+
<pin index="81" name="szg_porta_s22" loc="AC19" />
86+
<pin index="82" name="szg_porta_s23" loc="AC22" />
87+
<pin index="83" name="szg_porta_s24" loc="AF22" />
88+
<pin index="84" name="szg_porta_s25" loc="AE22" />
89+
<pin index="85" name="szg_porta_s26" loc="AC23" />
90+
<pin index="86" name="szg_porta_s27" loc="AF15" />
91+
<pin index="87" name="szg_porta_p2c_clkp" loc="AB21" />
92+
<pin index="88" name="szg_porta_c2p_clkp" loc="AD23" />
93+
<pin index="89" name="szg_porta_p2c_clkn" loc="AC21" />
94+
<pin index="90" name="szg_porta_c2p_clkn" loc="AE23" />
95+
<pin index="91" name="szg_portb_s0_d0p" loc="AA19" />
96+
<pin index="92" name="szg_portb_s1_d1p" loc="Y20" />
97+
<pin index="93" name="szg_portb_s2_d0n" loc="AB19" />
98+
<pin index="94" name="szg_portb_s3_d1n" loc="Y21" />
99+
<pin index="95" name="szg_portb_s4_d2p" loc="Y17" />
100+
<pin index="96" name="szg_portb_s5_d3p" loc="Y18" />
101+
<pin index="97" name="szg_portb_s6_d2n" loc="AA17" />
102+
<pin index="98" name="szg_portb_s7_d3n" loc="AA18" />
103+
<pin index="99" name="szg_portb_s8_d4p" loc="AE17" />
104+
<pin index="100" name="szg_portb_s9_d5p" loc="AA20" />
105+
<pin index="101" name="szg_portb_s10_d4n" loc="AF17" />
106+
<pin index="102" name="szg_portb_s11_d5n" loc="AB20" />
107+
<pin index="103" name="szg_portb_s12_d6p" loc="AD16" />
108+
<pin index="104" name="szg_portb_s13_d7p" loc="AB17" />
109+
<pin index="105" name="szg_portb_s14_d6n" loc="AE16" />
110+
<pin index="106" name="szg_portb_s15_d7n" loc="AC17" />
111+
<pin index="107" name="szg_portb_s16" loc="AD14" />
112+
<pin index="108" name="szg_portb_s17" loc="Y15" />
113+
<pin index="109" name="szg_portb_s18" loc="AC13" />
114+
<pin index="110" name="szg_portb_s19" loc="AB15" />
115+
<pin index="111" name="szg_portb_s20" loc="AE13" />
116+
<pin index="112" name="szg_portb_s21" loc="AB16" />
117+
<pin index="113" name="szg_portb_s22" loc="AD13" />
118+
<pin index="114" name="szg_portb_s23" loc="AC14" />
119+
<pin index="115" name="szg_portb_s24" loc="AF14" />
120+
<pin index="116" name="szg_portb_s25" loc="AD15" />
121+
<pin index="117" name="szg_portb_s26" loc="AF13" />
122+
<pin index="118" name="szg_portb_s27" loc="AE15" />
123+
<pin index="119" name="szg_portb_p2c_clkp" loc="AD20" />
124+
<pin index="120" name="szg_portb_c2p_clkp" loc="AF18" />
125+
<pin index="121" name="szg_portb_p2c_clkn" loc="AE20" />
126+
<pin index="122" name="szg_portb_c2p_clkn" loc="AF19" />
127+
<pin index="123" name="szg_portc_s0_d0p" loc="J15" />
128+
<pin index="124" name="szg_portc_s1_d1p" loc="H14" />
129+
<pin index="125" name="szg_portc_s2_d0n" loc="J14" />
130+
<pin index="126" name="szg_portc_s3_d1n" loc="G14" />
131+
<pin index="127" name="szg_portc_s4_d2p" loc="J13" />
132+
<pin index="128" name="szg_portc_s5_d3p" loc="J12" />
133+
<pin index="129" name="szg_portc_s6_d2n" loc="H13" />
134+
<pin index="130" name="szg_portc_s7_d3n" loc="H12" />
135+
<pin index="131" name="szg_portc_s8_d4p" loc="J11" />
136+
<pin index="132" name="szg_portc_s9_d5p" loc="H11" />
137+
<pin index="133" name="szg_portc_s10_d4n" loc="J10" />
138+
<pin index="134" name="szg_portc_s11_d5n" loc="G11" />
139+
<pin index="135" name="szg_portc_s12_d6p" loc="K10" />
140+
<pin index="136" name="szg_portc_s13_d7p" loc="J9" />
141+
<pin index="137" name="szg_portc_s14_d6n" loc="K9" />
142+
<pin index="138" name="szg_portc_s15_d7n" loc="H9" />
143+
<pin index="139" name="szg_portc_s16" loc="F10" />
144+
<pin index="140" name="szg_portc_s17" loc="G9" />
145+
<pin index="141" name="szg_portc_s18" loc="G10" />
146+
<pin index="142" name="szg_portc_s19" loc="F9" />
147+
<pin index="143" name="szg_portc_s20" loc="E10" />
148+
<pin index="144" name="szg_portc_s21" loc="D9" />
149+
<pin index="145" name="szg_portc_s22" loc="E11" />
150+
<pin index="146" name="szg_portc_s23" loc="C9" />
151+
<pin index="147" name="szg_portc_s24" loc="B11" />
152+
<pin index="148" name="szg_portc_s25" loc="B10" />
153+
<pin index="149" name="szg_portc_s26" loc="C11" />
154+
<pin index="150" name="szg_portc_s27" loc="A10" />
155+
<pin index="151" name="szg_portc_p2c_clkp" loc="D11" />
156+
<pin index="152" name="szg_portc_c2p_clkp" loc="B9" />
157+
<pin index="153" name="szg_portc_p2c_clkn" loc="D10" />
158+
<pin index="154" name="szg_portc_c2p_clkn" loc="A9" />
159+
160+
</pins>
161+
</part_info>
Lines changed: 146 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,146 @@
1+
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
2+
<ip_presets schema="1.0">
3+
<ip_preset preset_proc_name="ddr4_preset">
4+
<ip vendor="xilinx.com" library="ip" name="ddr4">
5+
<user_parameters>
6+
<user_parameter name="CONFIG.C0.DDR4_InputClockPeriod" value="6379" />
7+
<user_parameter name="CONFIG.C0.DDR4_TimePeriod" value="938" />
8+
<user_parameter name="CONFIG.C0.DDR4_CasLatency" value="15" />
9+
<user_parameter name="CONFIG.C0.DDR4_CasWriteLatency" value="11" />
10+
<user_parameter name="CONFIG.C0.DDR4_MemoryPart" value="MT40A512M16LY-075" />
11+
<user_parameter name="CONFIG.C0.DDR4_DataWidth" value="16" />
12+
<user_parameter name="CONFIG.C0.BANK_GROUP_WIDTH" value="1" />
13+
</user_parameters>
14+
</ip>
15+
</ip_preset>
16+
<ip_preset preset_proc_name="led_4bits_red_preset">
17+
<ip vendor="xilinx.com" library="ip" name="axi_gpio" ip_interface="GPIO">
18+
<user_parameters>
19+
<user_parameter name="CONFIG.C_GPIO_WIDTH" value="4"/>
20+
<user_parameter name="CONFIG.C_ALL_OUTPUTS" value="1"/>
21+
<user_parameter name="CONFIG.C_ALL_INPUTS" value="0"/>
22+
</user_parameters>
23+
</ip>
24+
<ip vendor="xilinx.com" library="ip" name="axi_gpio" ip_interface="GPIO2">
25+
<user_parameters>
26+
<user_parameter name="CONFIG.C_IS_DUAL" value="1"/>
27+
<user_parameter name="CONFIG.C_GPIO2_WIDTH" value="4"/>
28+
<user_parameter name="CONFIG.C_ALL_OUTPUTS_2" value="1"/>
29+
<user_parameter name="CONFIG.C_ALL_INPUTS_2" value="0"/>
30+
</user_parameters>
31+
</ip>
32+
<ip vendor="xilinx.com" library="ip" name="iomodule" ip_interface="GPIO1">
33+
<user_parameters>
34+
<user_parameter name="CONFIG.C_USE_GPO1" value="1"/>
35+
<user_parameter name="CONFIG.C_GPO1_SIZE" value="4"/>
36+
</user_parameters>
37+
</ip>
38+
<ip vendor="xilinx.com" library="ip" name="iomodule" ip_interface="GPIO2">
39+
<user_parameters>
40+
<user_parameter name="CONFIG.C_USE_GPO2" value="1"/>
41+
<user_parameter name="CONFIG.C_GPO2_SIZE" value="4"/>
42+
</user_parameters>
43+
</ip>
44+
<ip vendor="xilinx.com" library="ip" name="iomodule" ip_interface="GPIO3">
45+
<user_parameters>
46+
<user_parameter name="CONFIG.C_USE_GPO3" value="1"/>
47+
<user_parameter name="CONFIG.C_GPO3_SIZE" value="4"/>
48+
</user_parameters>
49+
</ip>
50+
<ip vendor="xilinx.com" library="ip" name="iomodule" ip_interface="GPIO4">
51+
<user_parameters>
52+
<user_parameter name="CONFIG.C_USE_GPO4" value="1"/>
53+
<user_parameter name="CONFIG.C_GPO4_SIZE" value="4"/>
54+
</user_parameters>
55+
</ip>
56+
<ip vendor="xilinx.com" library="ip" name="microblaze_mcs" ip_interface="GPIO1">
57+
<user_parameters>
58+
<user_parameter name="CONFIG.USE_GPO1" value="1"/>
59+
<user_parameter name="CONFIG.GPO1_SIZE" value="4"/>
60+
</user_parameters>
61+
</ip>
62+
<ip vendor="xilinx.com" library="ip" name="microblaze_mcs" ip_interface="GPIO2">
63+
<user_parameters>
64+
<user_parameter name="CONFIG.USE_GPO2" value="1"/>
65+
<user_parameter name="CONFIG.GPO2_SIZE" value="4"/>
66+
</user_parameters>
67+
</ip>
68+
<ip vendor="xilinx.com" library="ip" name="microblaze_mcs" ip_interface="GPIO3">
69+
<user_parameters>
70+
<user_parameter name="CONFIG.USE_GPO3" value="1"/>
71+
<user_parameter name="CONFIG.GPO3_SIZE" value="4"/>
72+
</user_parameters>
73+
</ip>
74+
<ip vendor="xilinx.com" library="ip" name="microblaze_mcs" ip_interface="GPIO4">
75+
<user_parameters>
76+
<user_parameter name="CONFIG.USE_GPO4" value="1"/>
77+
<user_parameter name="CONFIG.GPO4_SIZE" value="4"/>
78+
</user_parameters>
79+
</ip>
80+
</ip_preset>
81+
<ip_preset preset_proc_name="led_4bits_green_preset">
82+
<ip vendor="xilinx.com" library="ip" name="axi_gpio" ip_interface="GPIO">
83+
<user_parameters>
84+
<user_parameter name="CONFIG.C_GPIO_WIDTH" value="4"/>
85+
<user_parameter name="CONFIG.C_ALL_OUTPUTS" value="1"/>
86+
<user_parameter name="CONFIG.C_ALL_INPUTS" value="0"/>
87+
</user_parameters>
88+
</ip>
89+
<ip vendor="xilinx.com" library="ip" name="axi_gpio" ip_interface="GPIO2">
90+
<user_parameters>
91+
<user_parameter name="CONFIG.C_IS_DUAL" value="1"/>
92+
<user_parameter name="CONFIG.C_GPIO2_WIDTH" value="4"/>
93+
<user_parameter name="CONFIG.C_ALL_OUTPUTS_2" value="1"/>
94+
<user_parameter name="CONFIG.C_ALL_INPUTS_2" value="0"/>
95+
</user_parameters>
96+
</ip>
97+
<ip vendor="xilinx.com" library="ip" name="iomodule" ip_interface="GPIO1">
98+
<user_parameters>
99+
<user_parameter name="CONFIG.C_USE_GPO1" value="1"/>
100+
<user_parameter name="CONFIG.C_GPO1_SIZE" value="4"/>
101+
</user_parameters>
102+
</ip>
103+
<ip vendor="xilinx.com" library="ip" name="iomodule" ip_interface="GPIO2">
104+
<user_parameters>
105+
<user_parameter name="CONFIG.C_USE_GPO2" value="1"/>
106+
<user_parameter name="CONFIG.C_GPO2_SIZE" value="4"/>
107+
</user_parameters>
108+
</ip>
109+
<ip vendor="xilinx.com" library="ip" name="iomodule" ip_interface="GPIO3">
110+
<user_parameters>
111+
<user_parameter name="CONFIG.C_USE_GPO3" value="1"/>
112+
<user_parameter name="CONFIG.C_GPO3_SIZE" value="4"/>
113+
</user_parameters>
114+
</ip>
115+
<ip vendor="xilinx.com" library="ip" name="iomodule" ip_interface="GPIO4">
116+
<user_parameters>
117+
<user_parameter name="CONFIG.C_USE_GPO4" value="1"/>
118+
<user_parameter name="CONFIG.C_GPO4_SIZE" value="4"/>
119+
</user_parameters>
120+
</ip>
121+
<ip vendor="xilinx.com" library="ip" name="microblaze_mcs" ip_interface="GPIO1">
122+
<user_parameters>
123+
<user_parameter name="CONFIG.USE_GPO1" value="1"/>
124+
<user_parameter name="CONFIG.GPO1_SIZE" value="4"/>
125+
</user_parameters>
126+
</ip>
127+
<ip vendor="xilinx.com" library="ip" name="microblaze_mcs" ip_interface="GPIO2">
128+
<user_parameters>
129+
<user_parameter name="CONFIG.USE_GPO2" value="1"/>
130+
<user_parameter name="CONFIG.GPO2_SIZE" value="4"/>
131+
</user_parameters>
132+
</ip>
133+
<ip vendor="xilinx.com" library="ip" name="microblaze_mcs" ip_interface="GPIO3">
134+
<user_parameters>
135+
<user_parameter name="CONFIG.USE_GPO3" value="1"/>
136+
<user_parameter name="CONFIG.GPO3_SIZE" value="4"/>
137+
</user_parameters>
138+
</ip>
139+
<ip vendor="xilinx.com" library="ip" name="microblaze_mcs" ip_interface="GPIO4">
140+
<user_parameters>
141+
<user_parameter name="CONFIG.USE_GPO4" value="1"/>
142+
<user_parameter name="CONFIG.GPO4_SIZE" value="4"/>
143+
</user_parameters>
144+
</ip>
145+
</ip_preset>
146+
</ip_presets>
Lines changed: 37 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,37 @@
1+
{
2+
"config": {
3+
"items": [
4+
{
5+
"infra": {
6+
"name": "SZG-HUB1450-AU10P-10G",
7+
"display": "SZG-HUB1450-AU10P-10G",
8+
"revision": "1.0",
9+
"description": "SZG-HUB1450-AU10P-10G",
10+
"company": "opalkelly.com",
11+
"company_display": "Opal Kelly",
12+
"author": "Opal Kelly",
13+
"contributors": [
14+
{
15+
"group": "Opal Kelly",
16+
"url": "https://opalkelly.com/"
17+
}
18+
],
19+
"category": "Single Part",
20+
"website": "https://opalkelly.com/products/fpga-integration/szg-hub1450",
21+
"logo": "SZG-HUB1450-AU10P-10G-Top.jpg",
22+
"search-keywords": [
23+
"SZG-HUB1450-AU10P-10G",
24+
"opalkelly.com",
25+
"board",
26+
"AU10P",
27+
"Opal Kelly",
28+
"FrontPanel",
29+
"Single Part"
30+
]
31+
}
32+
}
33+
]
34+
},
35+
"_major": 1,
36+
"_minor": 0
37+
}

0 commit comments

Comments
 (0)